T he decreasing thickness of gate dielectrics in CMOS processes presents a great challenge to the traditional capacitance measurements used for statistical process control. The capacitance value in the inversion or accumulation region of the capacitance-voltage (C-V) curve no longer has a simple relationship to the gate oxide thickness, and it is necessary to consider quantum mechanics and polysilicon depletion effects to determine oxide thickness from the C-V curve accurately 1,2 . In addition, gate leakage increases exponentially as thickness decreases, due to tunneling of carriers through the ultra-thin gate 3 . The gate capacitor becomes very lossy due to high leakage, and the gate capacitance measurement shows roll-off effects in both the inversion and accumulation regions of the C-V curve 4 . As a result, it is no longer possible to extract C ox directly and use it to monitor thickness variations in production. The roll-off behaviour varies with the DC leakage of the gate, so that for two gate dielectrics with the same thickness but different leakages, different C ox results are obtained.
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Some optimisations are possible to extend the use of the traditional C-V technique. Device-related roll-off effects in the C-V curve 5, 6 due to channel resistance and contact resistance could be modeled by a different equivalent circuit model and reduced by a new device layout. But some of the roll-offs are related to sub-optimal external set-ups, including cabling, connectors, and probe station set-up 7 . By optimising cabling, connectors, probe card and DUT layouts, it is possible to monitor process variation of equivalent oxide thickness (EOT) to 1.3nm (suitable for the 90nm technology node) using an LCR meter at frequencies to 100 MHz, or to less than 0.9nm using the RF-CV approach.
As previously discussed, the challenge of using an LCR meter for monitoring EOT variation involves getting correct capacitance measurements on very leaky gate materials. The effect of gate leakage in capacitance measurement can be represented by the dissipation factor (D). As gate oxide thickness decreases to less than 2nm, it is not unusual to see gate capacitance with D larger than 10 or even 100 at 1 MHz. The direct result of large D is a roll-off of the C-V curve in the inversion or accumulation region. Sometimes the measured capacitance value is negative 8 .
It is important to understand how measurement error is related to D. For a parallel RC circuit, the capacitance error can be simplified as:
Where E 0 denotes basic measurement error on a perfect capacitor, D= (2) And θ = cot -1 D. Equation (1) suggests that the measurement error is linearly dependant on D. When D becomes large enough, the phase error is amplified by D and becomes the dominant source of error. Equation (2) shows that D decreases with frequency. The frequency used will be limited by instrumentation and DUT structure layout. The LCR meter most commonly used in this application has an upper frequency limit of 1 MHz. At the 1 MHz D level, we also have to reduce phase error to achieve minimum measurement error.
Another way to minimise error in capacitance measurement is to reduce D dramatically by increasing the frequency of the measurement by a factor of 1000 to 10,000. This requires optimisation of the measurement system for gigahertz signals, RF design rules in device layouts, and new measurement methods that include device-specific calibration and optimising the signal path, because signal integrity is key to getting reasonable measurements for both approaches.
Capacitance measurement at high frequency (<1MHz)
Integrating an LCR meter with an Automatic Parametric Tester (APT) for EOT monitoring at up to 1 MHz has a clear cost advantage for current technology nodes. The LCR meter has been widely used in parametric tests for EOT and other monitoring applications. By adding a dedicated pathway and a switch with enhanced AC ground, it is possible to measure gate oxide down to 1.5 nm without modifying those parametric tests not related to EOT. Increasing frequency capability of the LCR to 100 MHz will extend valid measurement to 1.3 nm. Some of the technical issues are explained in the tinted box on page 26.
It is well known that some roll-offs in C-V curves are due to the channel resistance of the MOSFET 6 . Figure 1 9 shows an example of capacitance measurements on three transistors with different gate lengths with normalised capacitance value, and clearly shows that channel resist-Feature www.instmc.org.uk 24 ∆C C G ωC ance-induced roll-off effect. Even though proper device modeling can compensate for this effect, in a production environment it is not desirable. It is a good idea to use a short channel transistor to minimise channel resistanceinduced roll-off. With a small area transistor, the fringing capacitance is relatively large, so it can be subtracted by measuring capacitances with two different gate areas. The requirement of measuring additional devices and reduced accuracy on small area transistors are major drawbacks in trying to extend the use of LCR beyond the 90nm node.
RF capacitance measurement
If increasing frequency reduces D and improves accuracy, why not use an LCR meter that works up to 100 MHz? This helps, but brings with it another set of problems, and requires a full calibration set, including phase, open, short, and load calibration. At the same time, the product of phase measurement accuracy and D limits performance; therefore, it can only extend measurement capability one or two technology nodes further. The answer is to increase frequency to 1 GHz and higher, the point of maximum Q, and use the RF technique to measure capacitance. At such frequencies, D will remain relatively small for the foreseeable future (according to the International Technology Roadmap for Semiconductors). Conductance due to leakage ceases to be an issue.
The RF capacitance of the DUT is derived from the complex admittance, C= which is calculated from S-parameters measured on a two-port network. A vector network analyser (VNA) is used to measure the RF scattering parameters. The impedance of the DUT can be calculated from reflection parameters S11 and S22, and S 22 = , with Z 0 = 50Ω. The frequency of measurement is selected so that the AC impedance of the DUT is close to 50Ω, because the measurement accuracy of a vector network analyser is optimised around 50Ω impedance. For example, a 1pF capacitor has 50Ω impedance at around 3 GHz.
The parasitics embedded in the measurement system and the DUT represent some of the technical difficulties involved in using RF measurement. Figure 2 shows a simplified circuit model of a real transistor. The goal of RF capacitance measurement is to get C ox . However, C ox is surrounded by imperfections in the physical device. Those imperfections include overlap capacitance between the gate contact and the source/drain well, gate resistance (due to polysilicon), lead inductance (from DUT to contact pads), contact resistance (between probe needle and contact pads), and channel resistance (mentioned earlier). Some of the imperfections can be extracted by a deembedding technique 10 One basic assumption of RF C-V measurement is that the characteristic impedance of the system's transmission line is 50Ω. The closer the impedance of the transmission line is to 50Ω, the better the measurement result will be. The device layout on the wafer should be adjusted to match the transmission line impedance. A ground-signal-Feature www.instmc.org.uk 25 Figure 1 : Simulated inversion capacitance degradation versus channel length for a fixed inversion carrier density of 10 13 cm -2 . Devices with channel length less than ~10 µm are needed to measure the intrinsic capacitance when the oxide thickness is less than about 2.0 nm. ground structure is required for RF measurement. As mentioned previously, channel resistance effects will show up in C-V measurements on long-channel devices, especially at higher frequencies. It is recommended that small transistors be used for RF capacitance measurements. To achieve better signal-to-noise ratio, many small-area transistors can be connected in parallel to make a large device. More details about design of test structures for RF C-V measurement are in reference 11 . Several precautions are necessary to maintain accuracy. One is minimising contact resistance variation between consecutive probe contacts. For example, if the DUT has a characteristic impedance of 100 kΩ at 1 MHz, a one-ohm variation in contact resistance will cause only a 0.001% error. However, the characteristic impedance of the same device drops to 100Ω at 1 GHz, so that same one-ohm variation in contact resistance will induce a 1% error. Keeping the probe needles clean and free of aluminum oxide buildup should be an automated attribute of the measurement system.
Calibrations down to the probe tips are required to make accurate measurements. A full calibration set includes open, short, through and load calibrations. Calibration will compensate for imperfections in the transmission line, including parasitic capacitance and lead inductance on the probe card and connectors. By designing the de-embedding structures of open, short, and through to have identical probe patterns to the actual device under test, it is possible to remove the effects of parasitics up to the actual device under test. The biggest error contribution is the variability of probe contacts to the various identical probe pads. Most of the variation is due to build-up of aluminum oxide on the tip of the probes. These variations have been engineered out of the most capable DC/RF parametric test systems through the use of automated probe cleaning. A Gage R&R study on such a system shows less than 5% variation. Figure 3 shows RF C-V measurement results on a 13Å gate oxide at 2.4 GHz. A 20 MHz C-V measurement using an LCR meter is also plotted as reference. It shows that the RF C-V measurement correlates very well with a 20 MHz C-V measurement using an LCR meter at the limit of the efficacy of the LCR method, whereas the RF C-V method extends such characterization to EOT less than 13Å.
Conclusions
By increasing measurement frequency into the gigahertz region and using a vector network analyser, it should be possible to get accurate EOT measurements at thicknesses of 0.9nm and less. This helps remove a major hurdle in characterisation and test in the race to smaller device dimensions and thinner gate oxides. 
Considerations in measuring EOT with an LCR meter at 1 MHz
Cabling is very important in C-V measurement. The overall cable length in the system must be kept as close as possible to the calibration length of the LCR meter. Any deviation in physical cable length will introduce phase error. Experience shows that capacitance measurements with small D (around zero volts) are not affected very much by variations in cable length; when D is small, the overall measurement error is dominated by E 0 , according to equation (1), and phase error does not play a leading role. But, when D is large, as in the inversion region, the cable-induced phase error effect becomes significant. When the calibration length is close to the actual physical length, the inversion region is reasonably flat. However, when the calibration length is shorter than the physical length, the curve starts rolling up. When the calibration length is longer than the physical length, the curve rolls off.
Another factor is the shield jumper. Proper operation of an LCR meter requires that the shields of the coaxial cables be properly connected as close to the DUT as possible. These shields provide a current return path that compensates for parasitic inductance from the cabling. If the cable shields are not tied properly, close to the DUT, there will be some parts of the cables (close to the contact point to the DUT) not returning current in the shield. This results in extra phase errors due to the inductance effect.
